

Blank Page

 QUANTA COMPUTER		
Title		
Size	Document Number	Rev
	JM5B	1A
Date:	星期五, 十月 29, 2004	Sheet 2 of 50

INDEX		
Pg#	Description	DNI LIST
1	Schematic Block Diagram 1	
2	Blank Page	
3	Front Page	
4-5	Dothan	
6-10	Alviso	
11-13	ICH6	
14-15	DDRII SO-DIMM(200P)	
16	Clock Generator	
17	CH7306/7	
18-19	Blank Pages	
20	LCD Conn. & SSP	
21	CRT & TV Conn.	
22	SATA & IDE Conn.	
23	Screw Hole	
24	TI PIC6515	
25	Mini PCI Conn.	
26	MDC Conn.	
27-28	SIO (LPC47N354)	
29	SERIAL PORT & USB	
30	PARALLEL CONN.	
31	Flash ROM	
32	TOUCH PAD & BLUE TOOTH	
33	Switch Board Conn. & LED	
34	FAN & Thermal	
35-36	Audio CODEC (STAC9751) & Phone Jack	
37-38	LOM (BCM5751), Switch	
39	FIR	
40-41	Docking Conn. & Q-Switch	
42	Power Good	
43-44	Battery Selector & Charger	
45	CPU Power	
46	1.8V,0.9V,1.5V,1.05V	
47	3VALW/5V/3V/Power ON	
48	RUN Power Switch	
49	VGA DC/DC	
50	DCIN/Batt Conn.	

Power & Ground			
Label	Pg#	Description	Control Signal
DC_IN+		AC ADAPTER (20V)	
PBATT+		MAIN BATTERY + (10~17V)	
PWR_SRC		MAIN POWER (10~20V)	
RTC_PWR3_3V		RTC & PCL POWER (3_3V)	
+12V		+12V	DRUNPWROK
VHCORE		CPU CORE POWER (1.25/1.15V)	RUNPWROK
V1_2RUN		AGTL+ POWER (1.2V)	RUNPWROK
+3VRUN		SLP_S3# CTRLD POWER	RUN_ON
+3VSUS		SLP_S5# CTRLD POWER	SUS_ON
+5VALW		8051 POWER (5V)	
+5VRUN		SLP_S3# CTRLD POWER	RUN_ON
+5VSUS		SLP_S5# CTRLD POWER	SUS_ON
+5VHDD		HDD POWER (5V)	HDDC_EN#
+5VMOD		MODULE POWER (5V)	MODC_EN#
STRB#5V		EXTERNAL FDD POWER (5V)	FDD/LPT#
+5VFAN1, +5VFAN2		FAN POWER (5V)	FAN_OFF/ON#
VDDA		AUDIO ANALOG POWER (5V)	RUN_ON
1_8VSUS		RESUME WELL IN ICH	
1_8VRUN		SLP_S3# CTRLD POWER	
+3VALW		8051 POWER (3V)	
V1_5RUN		AGP I/O POWER	
 GND	ALL PAGES	DIGITAL GROUND	
 GNDP		CPU POWER GND	
 CGNDP		CHARGER GND	
 DGNDP		DC/DC POWER GND	
 LANGND		COMBO CONN GND	



QUANTA

COMPUTER

Title

Index, DNI, Power & Ground

Size



Document Number JM5B

Rev 1A

Date


星期五, 十月 29, 2004



Sheet 3 of 50



ITP disable guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the CPU
TMS	39 ohm +/- 5%	VTT	Within 2.0" of the CPU
TRST#	680 ohm +/- 5%	GND	Within 2.0" of the CPU
TCK	27 ohm +/- 5%	GND	Within 2.0" of the CPU
TDO	Open	VTT	Within 2.0" of the CPU
ITP_EN	R268 Depop	+3VRUN	Close to CR410M Pin8

Note: Populate R214, R216, C366, and R268 when ITP connector is populated.





COMP0 P25
COMP1 P26
COMP2 AB2
COMP3 AB1

GTLREF0 AD26
TEST1 C5
TEST2 F23

T44 PAD
T43 PAD
T46 PAD
T45 PAD
T4 PAD
T5 PAD

AC26
N1
B1
F26
CPU_VCCA
VHORE

+1_8VRUN
+1_5VRUN

R181 0_0603_NC
R180 0_0603

D6
D8
D18
D20
D22
D22
E5
E7
E9
E17
E19
E21
E8
F8
F18
F20
F22
G5
G21
H6
H22
J5
J21
K22
U5
V6
V22
W5
W21
Y6
Y22
AA5
AA7
AA9
AA11
AA13
AA15
AA17
AA19
AA21
AB6
AB8
AB10
AB12
AB14
AB16
AB18
AB20
AB22
AC9
AC11
AC13
AC15
AC17
AC19
AD8
AD10
AD12
AD14
AD16
AD18
AE9
AE11
AE13
AE15
AE17
AE19
AE10
AE12
AF14
AF16
AF18

VHORE
VHORE
VHORE
VHORE
VHORE

C271
C272
C268
C269
C270
C274
C273
C275
C329
C330
C263
C257
C258
C262
C276
C259
C293
C300
C309
C335
C334
C331
C333
C327
C328
C265
C308
C307
C306
C305
C304
C303
C302
C301
C332

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312






C311
C315
C313
C336
C320
C319
C322
C314
C323
C321
C312

Dothan
2 OF 3

POWER, GROUND, RESERVED SIGNALS

Dothan Processor

VSS00 A2
VSS01 A5
VSS02 A8
VSS03 A11
VSS04 A14
VSS05 E117
VSS06 A20
VSS07 A23
VSS08 A26
VSS09 B3
VSS10 B6
VSS11 B9
VSS12 B12
VSS13 B16
VSS14 B19
VSS15 B22
VSS16 B25
VSS17 C1
VSS18 C4
VSS19 C7
VSS20 C10
VSS21 C13
VSS22 C15
VSS23 C18
VSS24 C21
VSS25 C24
VSS26 D2
VSS27 D5
VSS28 D7
VSS29 D9
VSS30 D11
VSS31 D13
VSS32 D15
VSS33 D17
VSS34 D19
VSS35 D21
VSS36 D23
VSS37 D26
VSS38 E3
VSS39 E6
VSS40 E8
VSS41 E10
VSS42 E12
VSS43 E14
VSS44 E16
VSS45 E18
VSS46 E20
VSS47 E22
VSS48 E25
VSS49 F1
VSS50 F4
VSS51 F5
VSS52 F7
VSS53 F9
VSS54 F11
VSS55 F13
VSS56 F15
VSS57 F17
VSS58 F19
VSS59 F21
VSS60 F24
VSS61 G2
VSS62 G6
VSS63 G22
VSS64 G23
VSS65 G26
VSS66 H3
VSS67 H6
VSS68 H21
VSS69 H25
VSS70 J1
VSS71 J4
VSS72 J6
VSS73 J22
VSS74 J24
VSS75 K2
VSS76 K5
VSS77 K21
VSS78 K23
VSS79 K26
VSS80 L3
VSS81 L6
VSS82 L22
VSS83 L26
VSS84 M1
VSS85 M4
VSS86 M5
VSS87 M21
VSS88 M24
VSS89 N3
VSS90 N6
VSS91 N22
VSS92 N23
VSS93 N26
VSS94 P2
VSS95 P5
VSS96 P21
VSS97 P24
VSS98 R1
VSS99 R4



Dothan
3 OF 3

POWER, GROUND AND NC

VID






Dothan Processor


VSS120 W23
VSS121 W26
VSS122 Y2
VSS123 Y5
VSS124 Y21
VSS125 Y24
VSS126 AA1
VSS127 AA4
VSS128 AA6
VSS129 AA8
VSS130 AA10
VSS131 AA12
VSS132 AA14
VSS133 AA16
VSS134 AA18
VSS135 AA20
VSS136 AA25
VSS137 AB3
VSS138 AB5
VSS139 AB7
VSS140 AB9
VSS141 AB11
VSS142 AB13
VSS143 AB15
VSS144 AB17
VSS145 AB19
VSS146 AB21
VSS147 AB23
VSS148 AB26
VSS149 AC2
VSS150 AC5
VSS151 AC8
VSS152 AC10
VSS153 AC12
VSS154 AC14
VSS155 AC16
VSS156 AC18
VSS157 AC21
VSS158 AC24
VSS159 AD1
VSS160 AD4
VSS161 AD7
VSS162 AD9
VSS163 AD11
VSS164 AD13
VSS165 AD15
VSS166 AD17
VSS167 AD19
VSS168 AD22
VSS169 AD25
VSS170 AE3
VSS171 AE6
VSS172 AE8
VSS173 AE10
VSS174 AE12
VSS175 AE14
VSS176 AE16
VSS177 AE18
VSS178 AE20
VSS179 AE23
VSS180 AE26
VSS181 AF2
VSS182 AF5
VSS183 AF9
VSS184 AF11
VSS185 AF13
VSS186 AF15
VSS187 AF17
VSS188 AF19
VSS189 AF21
VSS190 AF24
VSS191



Total caps = 2633 uF
ESR = 15m ohm/5 // 5m ohm/25 // 5m ohm/15





Title			Dothan Processor (POWER)
Size	Document Number	JM5B	Rev 2A
Date	星期五, 十月 29, 2004	Sheet	5 of 50






















R_A_MA[0..13] 8,14










R_B_MA[0..13] 8,14









Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.



Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33




These are for backdrive issue





Place these termination to close CK410M.



Place these termination to close CK410M.



Placed this capacitor close to OVCC.




Put these 4 Resistors and 4 Capacitors close to the TX pin of SDVO device


BLANK PAGE

BLANK PAGE

 QUANTA COMPUTER		
Title		
Size	Document Number JM5B	Rev 1A
Date: 星期五, 十月 29, 2004	Sheet 19 of 50	



Adress : A9H --Contrast
AAH --Backlight




Title	LCD CONN&CK-SSCD
-------	------------------


Size	Document Number JM5B
------	-------------------------

Rev
2A

Date: 星期五, 十月 29, 2004


Sheet 20 of 50




















Title		TI_PCI6515	
Size	Document Number	Rev	
	JM5B	2A	
Date:	星期五, 十月 29, 2004	Sheet	24 of 50
	2		1









BID3	BID2	BID1	BID0	Board Revision
0	0	0	0	A00
0	0	0	1	Pre-PROTO1 (X00)
0	0	1	0	Pre-PROTO2 (X01)
0	0	1	1	PROTO2.6 (X02)
0	1	0	0	PROTO3 (X03)
0	1	0	1	QT (A00)
0	1	1	0	A01



QUANTA

COMPUTER

Title

Ultra I/O Controller LPC47N254 (GPIO/KB/MISC/FLASH)

Size

Document Number

JM5B

Rev

2A

Date


星期五, 十月 29, 2004

Sheet


28

of


50




If MAX3243 pin 22 tied to RUN_ON, then it can not support Ring Out



Each channel is
1A





8Mbit (1M Byte),NO PLCC TYPE






AMD :Pin 10 is RESET# ; Pin12 is RY/BY#
SST :Pin10,12 are NC

- 1.AMD-29LV081B require MAX 500nS Tready for it's hardware reset.And MAX6326_UR29 has >100mS reset timing.So we can tie it's reset# pin to +3VALW directly.
- 2.SIO has internal 20 mS delay of VCC1_PWROK









Notes:


$V_{set} = (T_p - 75) / 16$

Where $T_p = 75$ to 106 degree C


Set trip point = 85 degree C


$V_{set} = (85 - 75) / 16 = 0.625$ V

Guardian temp-tolerance = ± 3 degree C





Title			FAN & THERMAL
Size	Document Number	Rev	
	JM5B	2A	
Date:	星期五, 十月 29, 2004	Sheet	34 of 50







L14/L15/L16/L17/L18/L19/L20/L21 must be 0603














Connect GND side of PC134, PC135, PC131, PC129 and PC133 to GND through 1 via.















Title DCIN.BATT CONNECTOR

Size Document Number JM5B Rev 2A

Date: 星期五, 十月 29, 2004 Sheet 50 of 50